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Using LaAlO3-SrTiO3 bilayers, we have fabricated field-effect devices that utilize the
two-dimensional electron liquid generated at the bilayers’ n-type interfaces as drain-
source channels and the LaAlO3 layers as gate dielectrics. With gate voltages well
below 1 V, the devices are characterized by voltage gain and current gain. The devices
were operated at temperatures up to 100 ◦C.
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Silicon field-effect transistors (FETs) are the backbone of modern electronics. They are
three-terminal devices with current and voltage gain and are characterized by a vanishing
back-action from the output to the input, to name two of their key features. In recent
years, complex oxides have become materials of interest for the drain-source (DS) channels
of FETs1. All-oxide FETs are explored to enhance the functionality of FETs and to inves-
tigate possible roads to overcome the scaling limitations of silicon-based devices. Among
possible oxide DS channels, the metallic layers generated at oxide interfaces2,3 form a spe-
cial category, as they are thin, two-dimensional, and possibly correlated electron systems
with a low carrier density and typically high low-temperature mobilities (for LaAlO3-SrTiO3
interfaces 10 cm2/Vs at 300 K and up to 50,000 cm2/Vs at 2 K)4,5. Indeed, early on, large
electric field effects6 were found in the guinea pig of oxide 2D interfaces, the n-type LaAlO3-
SrTiO3 interface
2. Owing to the 1-mm-thick SrTiO3 substrates used as gate dielectrics in
those studies, turn-on voltages of VG = 60 V were needed to switch the devices. In another
approach, nanometer-sized lateral field-effect devices were fabricated by using the tip of
a scanning force microscope to write conducting lines into LaAlO3-SrTiO3 interfaces
7. In
these studies, much smaller gate voltages, a few volts, were found to be sufficient to switch
the interfaces. The large band gap (5.6 eV) and the high dielectric constant of the LaAlO3
films (r ∼18)8 make it possible to use the LaAlO3 layers directly as a gate dielectric in a
planar geometry. A cross-section of a device is sketched in Fig. 1. In these devices, due to
the LaAlO3-SrTiO3 polar discontinuity, the LaAlO3 gate dielectric induces a phase transi-
tion in the DS-channel, turning it from an insulator into a metal. The YBa2Cu3O7 used
as gate contact reduces the channel’s carrier density by adding an effective built-in voltage
to the gate. The applied gate voltage VG is used as is usually done to change the channel
conductivity by changing the channel’s carrier density, allowing the depletion of the channel
into the insulating phase. Following this idea we have fabricated field-effect devices that
operate at 300 K with VG < 1 V and show both voltage and current gain.
The samples were fabricated via reflective high-energy electron diffraction controlled
pulsed laser deposition to grow 9-unit-cell-thick LaAlO3 layers on Ti-terminated SrTiO3
substrates (at 780 ◦C and 9 × 10−5 mbar of O2) using a single crystalline LaAlO3 target.
Subsequently, as gate electrodes 40 nm of YBa2Cu3O7 were grown in situ at 760
◦C and
0.11 mbar O2. The in situ growth of YBa2Cu3O7 was chosen to lower the density of the
interface states at the LaAlO3 surface. The samples were cooled in 400 mbar of O2 with
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an annealing step of 1 hour at 600 ◦C and two 30 minutes steps at 460 ◦C and 430 ◦C. The
LaAlO3 was photolithographically patterned using the technique described in Ref. [9], the
YBa2Cu3O7 by photolithography and etching in 0.5% H3PO4. Electrical contacts to the
interface were provided by Ar-ion milled holes refilled in situ with sputtered titanium; gold
contacts to the gates were deposited by ex situ sputtering. The layout of the sample and a
micrograph are shown in Fig. 1. The channel width was 1600µm, their lengths varied be-
tween 200µm and 20 µm. Four samples were fabricated in this manner, and their properties
were found to be reproducible and stable for durations of several months. All measurements
were performed in darkness to avoid photo-excited carriers. As a precaution against reduc-
ing the SrTiO3, measurements above room temperature were performed in 400 mbar of O2;
at all other temperatures, measurements were performed in the He atmosphere of a cryostat.
For all measurements presented here, the gate leakage current IG < 150 nA was small on the
scale of the drain-source currents IDS.
Figs. 2 and 3 show the IDS(VGS) dependencies of two devices. The DS channels are
self-conducting at all temperatures investigated (Fig. 3). As expected for n-type channels,
positive (negative) voltages applied to the gate (VGS > 0) increase (decrease) IDS (Figs. 2-4),
a change of VG by 700 mV causing a change of IDS by 4 orders of magnitude. The ratio
R(VGS = −330 mV)/R(VGS = 180 mV), where R is the DS resistance at VDS = 0, exceeds
150 at room-temperature. With a dielectric constant r = 18 of LaAlO3 films
8, a gate voltage
of 300 mV is estimated to change the channel carrier density by 1012/cm2. We therefore
calculate that, at room temperature and VGS = 0, the density of mobile charge carriers
equals ∼ 1012/cm2, which suggests that the presence of YBa2Cu3O7 depletes the LaAlO3-
SrTiO3 interface, in agreement with a previous report
10. With decreasing temperature, the
characteristics display an enhancement of the conductivity at positive VGS and a reduction
of the turn-on voltage, reflecting the increase of the interface conductance and a reduction
of the mobile carrier density with cooling. The saturation mode was not reached by the VDS
applied in these studies.
Figure 5 shows for a set of IDS values the dependence of VDS on VGS, again at 300 K. The
G = ∆VDS/∆VGS(VGS) dependence is displayed in the inset. As shown, a voltage gain G > 1
is readily obtained, with G ∼ 40, for IGS = 5 µA and VDS = 450 mV, to give an example.
In summary, using LaAlO3-SrTiO3 bilayers we have fabricated all-oxide field-effect tran-
sistors with current and voltage gain. The FETs were operated up to 100 ◦C. Our studies
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show that the transport properties of a 2-D electron system generated at an oxide interface
can be effectively controlled by using gate fields induced by a top-gate configuration. Be-
cause then the gate dielectric is only a few monolayers thick, the devices can be operated
with small gate voltages, the lower limits of which remain to be explored. Optimization of
DS-channel and of the gate stack are suggested to further enhance the performance of such
oxide field effect devices. Here we note, that an ultra-thin gate stack comprising two unit
cells of LaAlO3 and two unit cells of SrTiO3 already generates a 2-D electron system
11.
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CAPTURES
FIG. 1. Sketch of a cross section of a device (a) and electron microscope image of a
typical sample (b). The colors were added. The horizontal lines within the LaAlO3-layer
(LAO) symbolize the 9 monolayers of LaAlO3, the standard thickness of gate dielectric in
this study, grown on a SrTiO3 substrate (STO). The narrow, straight line (red) denotes the
location of the cross section shown in (a); the numbers indicate the gate widths in microns.
The two-dimensional electron liquid shown in (b) in pale gray is also present under the
YBa2Cu3O7 (YBCO) gates (dark gray).
FIG. 2. Gate-voltage (VGS)-dependent IDS(VDS) characteristics of a device (channel length
60 µm, channel width 1600µm) measured in four-point configuration at room temperature.
FIG. 3. IDS(VDS)-characteristics of a device measured in four-point configuration at −100,
20, and 100 ◦C. The measurement was done on a device with channel length of 40µm and
channel width of 1600µm.
FIG. 4. Drain-source current IDS measured as a function of gate voltage VGS. The inset
shows the gate current IGS as a function of gate voltage VGS for IDS = 0. The data were
taken at room temperature on the device shown in Figs. 2 and 5 (channel length 60µm,
channel width 1600 µm).
FIG. 5. VDS measured as a function of applied gate voltage VGS at room temperature.
The measurement was done on the device shown in Figs. 2 and 4 (channel length 60µm,
channel width 1600 µm). The inset shows G = dVDS/dVGS calculated as derivative on a
logarithmic scale.
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